

WASHINGTON, DC 20036

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	F	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/602,640	10/602,640 06/25/2003		Akimitsu Shimamura	28951.5292	1038
53067	7590	05/19/2006		EXAM	INER
STEPTOE		SON LLP [AVE., NW		TREAT, W	ILLIAM M
WASHINGTON DC 20036				ART UNIT	PAPER NUMBER

DATE MAILED: 05/19/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

			E
		Application No.	Applicant(s)
		10/602,640	SHIMAMURA
Office Action Summary		Examiner	Art Unit
		William M. Treat	2181
Period for		cation appears on the cover sheet with	the correspondence address
WHICH - Extens after S - If NO p - Failure Any re	HEVER IS LONGER, FROM THE M. ions of time may be available under the provisions IX (6) MONTHS from the mailing date of this commercial for reply is specified above, the maximum state to reply within the set or extended period for reply	OR REPLY IS SET TO EXPIRE 3 MC AILING DATE OF THIS COMMUNIC of 37 CFR 1.136(a). In no event, however, may a rejunication. tutory period will apply and will expire SIX (6) MONT will, by statute, cause the application to become ABA fter the mailing date of this communication, even if tire	ATION. bly be timely filed HS from the mailing date of this communication. NDONED (35 U.S.C. § 133).
Status			
1)⊠ F	Responsive to communication(s) file	d on 28 February 2006	
· <u> </u>	,	2b) ☐ This action is non-final.	
<i>'</i>		for allowance except for formal matte	rs, prosecution as to the merits is
		ce under Ex parte Quayle, 1935 C.D.	•
Dispositio	n of Claims		
5)□ (6)⊠ (7)□ (Claim(s) <u>9-17</u> is/are pending in the a a) Of the above claim(s) is/ar Claim(s) is/are allowed. Claim(s) <u>9-17</u> is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restric	e withdrawn from consideration.	
Applicatio	n Papers		
9) <u></u> ⊤	he specification is objected to by the	e Examiner.	
10)□ T	he drawing(s) filed on is/are:	a) accepted or b) objected to b	y the Examiner.
		tion to the drawing(s) be held in abeyand	
_	- · · · · · · · · · · · · · · · · · · ·	the correction is required if the drawing(s by the Examiner. Note the attached	
Priority ur	nder 35 U.S.C. § 119		
a) <u></u> 1 2	All b) Some * c) None of: Certified copies of the priority of Certified copies of the priority of	for foreign priority under 35 U.S.C. § documents have been received. documents have been received in Ap	plication No
3	·	of the priority documents have been r	eceived in this National Stage
* \$6		nal Bureau (PCT Rule 17.2(a)). n for a list of the certified copies not re	acaived
36	e the attached detailed Office action	Tion a list of the certified copies flot in	sceived.
Attachment(•	_	
2) Notice 3) Informa	of References Cited (PTO-892) of Draftsperson's Patent Drawing Review (P' ation Disclosure Statement(s) (PTO-1449 or I No(s)/Mail Date	TO-948) Paper No(s)	mmary (PTO-413) /Mail Date ormal Patent Application (PTO-152) -

Art Unit: 2181

- 1. Claims 9-17 are presented for examination.
- 2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 3. Claims 9-11 are rejected under 35 U.S.C. 102(b) as being anticipated by Zaiki et al. (Patent No. 6,119,221).
- 4. Zaiki taught the invention of claim 9 including a semiconductor device comprising: an instruction memory storing for associating, with an address, an instruction program comprising a plurality of instruction codes, and storing therein such instruction program as data (col. 1, lines 14-35); an instruction fetch block for specifying an address in the instruction memory, performing a fetch process for fetching an instruction program read out from the instruction memory, and outputting the plurality of codes thereof (Fig. 1); a decode block for decoding, into a control signal, each of the plurality of instruction codes outputted from the instruction fetch block, and outputting such control signal (Figs. 6(a) and Fig. 6(c)); and an execution block for executing an instruction according to a control signal outputted from the decode block (Figs. 6(a) and Fig. 6(c)), and outputting a conditional-branch-taken signal indicating a status of a conditional branch according to a result of execution of such instruction (col. 13, lines 7-25), wherein when the instruction fetch block performs the fetch process, one of a branch address which is a branch target address for use when a conditional branch is taken and an address for use when such conditional branch is not taken is selected

Art Unit: 2181

according to a conditional-branch-taken signal outputted from the execution block, and supplied to the instruction memory (col. 11, lines 22-59).

- 5. As to claim 10, Zaiki taught the semiconductor device according to claim 9, wherein a branch address has a value obtained by adding a value of an address for reading out an instruction program and a value of displacement information included in such instruction program (col. 11, lines 22-59).
- 6. As to claim 11, Zaiki taught the semiconductor device according to claim 9, further comprising a conditional branch instruction determiner for determining whether or not a conditional branch instruction is present in an instruction code outputted from the instruction fetch block, wherein when the conditional branch instruction determiner detects a conditional branch instruction and outputs a signal indicating execution of such conditional branch instruction, address selection based on a conditional-branch-taken signal is performed, and when the conditional branch instruction determiner detects no conditional branch instruction, address selection based on such conditional-branch-taken signal is not performed (col. 11, lines 22-59).
- 7. The examiner has given little weight to the preamble to applicant's claim 9 since nothing recited in the body of the claim is in anyway related to semiconductors or semiconductor technology. However, the examiner considers it inherent in Zaiki that his invention would be a semiconductor device since he was discussing a general-purpose, pipelined, von Neumann processor which are fabricated today on semiconductor chips.
- 8. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

Application/Control Number: 10/602,640

Art Unit: 2181

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Page 4

- 9. Claims 9-11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Zaiki et al. (Patent No. 6,119,221).
- 10. Should applicant chose to argue the term semiconductor device in claim 9 is more than merely the recitation of what is the recognized computer-industry standard for today's processors, the examiner takes Official Notice of the fact that fabrication of processors as taught by Zaiki is conventionally done as integrated circuits on semiconductor chips. The technology is so pervasive that one finds alternatives only in museums or research settings. Therefore, Zaiki would have been motivated to fabricate his processor as a semiconductor device because of readily available technology and expertise as well as the fact nothing else would be commercially viable. As to the other elements of applicant's claims 9-11, see paragraphs 4-6, *supra*.
- 11. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

12. Claims 12-17 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

Art Unit: 2181

- 13. Claims 12-17 make reference to an "upper bit" and a "lower bit" and describe various attributes of them. The examiner can find nothing in the original disclosure to support such claim language. There are references in applicant's original disclosure to "digits", which consist of multiple bits, and "upper bits" and "lower bits" which might be consistent with some of what applicant is trying to claim, but applicant's claims for the attributes of the "upper bit" and "lower bit" of addresses are new matter, as best the examiner can determine.
- 14. The following is a quotation of the second paragraph of 35 U.S.C. 112:
 The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
- 15. Claims 12-17 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.
- 16. As applicant's claims for the attributes of the "upper bit" and "lower bit" of addresses seem to be new matter, applicant seems to have failed to particularly point out and distinctly claim the subject matter which applicant regards as the invention. See paragraph 13, *supra*, for further explanation.
- 17. Applicant's arguments with respect to claims 9-17 have been considered but are most in view of the new ground(s) of rejection.
- 18. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

Application/Control Number: 10/602,640

Art Unit: 2181

19. A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

- 20. Any inquiry concerning this communication should be directed to William M. Treat at telephone number (571) 272-4175.
- 21. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

W . - 4

WILLIAM M. TREAT PRIMARY EXAMINES

Page 6